跳到主要內容

Install K8S on VM and spring boot integration.

Installation Environment Vmware Workstation pro  It is recommended to use the  snapshot  to store the state of each installation stage to avoid installation failures and causing the installation to start from scratch. Ubuntu 22.04 windows 11 Hardware settings  create 3 VM: 4 cores and 4G memory and 100G capacity Before installing K8s (All use the root user) set host: 192.168.47.135 master 192.168.47.131 node1 192.168.47.132 node2 set root ssh connection: sudo su - echo "PermitRootLogin yes" >> /etc/ssh/sshd_config systemctl restart sshd sudo passwd ssh-keygen for i in {master,node1,node2}; do  ssh-copy-id root@$i; done set Ipvs and conf  create conf file: for i in {master,node1,node2}; do ssh root@$i 'cat << EOF > /etc/modules-load.d/containerd.conf overlay br_netfilter EOF'; done execute conf: for i in {master,node1,node2}; do ssh root@$i 'modprobe overlay;modprobe br_netfilter;'; done create 99-kubernetes-cri.conf file: for i in {maste...

I/O system

I/O hardware

  • Port: a connection point between I/O devices and the host.
    • E.g.: user ports.
  • Bus: a set of wires and a well-defined protocol that specifies messages sent over the wires.
    • E.g.: PCI bus.
  • Controller: a collection of electronics that can operate a port, a bus, or a device.
    • A controller could have its own processor and memory. Etc. (e.g.: SCSI controller).

Basic I/O Method (Port-mapped I/O)

  • Each I/O port (device) is identified by the unique port address.
  • Each I/O port consists of four registers (1~4bytes).
    • Data-in register: read by the host to get input
    • Data-out register: written by the host to send output
    • Status register: read by the host to check I/O status
    • Control register: written by the host to control the device
  • The program interacts with an I/O port through special I/O instructions (different from mem. access).
    • X86: IN, OUT

I/O methods Categorization

  • Depending on how to address a device:
    • Port-mapped I/O.
      • Use different address spaces for memory.
      • Access by special I/O instruction (e.g. IN, OUT).
    • Memory-mapped I/O.
      • Reserve specific memory space for the device.
      • Access by standard data-transfer instruction (e.g. MOV).
      • Good: 
        • More efficient for large memory I/O (e.g. graphic card).
      • Bad:
        • Vulnerable to accident modification error.
  • Depending on how to interact with the device:
    • Poll(busy-waiting): processor periodically checks the status register of a device
    • Interrupt: device notifies the processor of its completion
  • Depending on who controls the transfer:
    • Programmed I/O: transfer controlled by CPU.
    • Direct memory access(DMA) I/O: controlled by a DMA controller (a special purpose controller).
      • Design for large data transfer.
      • Commonly used with memory-mapped I/O and interrupt.

I/O subsystem

  • I/O Scheduling - improve system performance by ordering the jobs in the I/O queue.
    • E.g. disk I/O order scheduling.
  • Buffering - store data in memory while transferring between I/O devices.
    • Speed mismatch between I/O devices.
    • Devices with different data-transfer sizes.
    • Support copy semantics.
  • Caching - fast memory that holds copies of data.
    • Always just a copy.
    • Key to performance.
  • Spooling - holds output for a device.
    • E.g. printing (cannot accept interleaved files).
  • Error handling - when an I/O error happens.
    • E.g. SCSI devices return error information.
  • I/O protection
    • Privilege instructions.

Blocking and Nonblocking I/O

  • Blocking: process suspended until I/O completed
    • Easy to use and understand
    • Insufficient for some needs 
    • Use for synchronous communication & I/O
  • Nonblocking
    • Implemented via multi-threading
    • Returns quickly with the count of bytes read or written
    • Use for asynchronous communication & I/O

Performance

  • I/O is a major in system performance.
  • It places heavy demands on the CPU to execute device driver code.
  • The resulting context switches stress the CPU and its hardware caches.
  • I/O loads down the memory bus during data copy between controllers and physical memory.
  • Interrupt handling is a relatively expensive task.
    • Busy waiting could be more efficient than interrupt-driven if I/O time is small.

Improving performance

  • Reduce the number of context switches
  • Reduce data copying
  • Reduce interrupts by using large transfers, smart controllers, polling
  • Use DMA
  • Balance CPU, memory, bus, and I/O performance for highest throughput
reference:
https://www.amazon.com/-/zh_TW/Operating-System-Concepts-Abraham-Silberschatz/dp/1119800366/ref=sr_1_1?keywords=Operating-System-Concepts&qid=1669538704&s=books&sr=1-1

留言

這個網誌中的熱門文章

OS basic

Table of contents [ hide ] OS architecture The operating system architecture consists of three parts, user mode, kernel mode, and hardware. User mode is for the application to execute the user's program. Kernel mode is to control all the I/O devices and system stability. Storage device hierarchy System call The system call is a kind of software interrupt, including six categories. Process control. File management. Device management. Information maintenance. Communication. Protection. System calls use three methods to pass parameters. Registers. The table in memory. Push onto the stack. A view of operating system services reference: https://www.amazon.com/-/zh_TW/Operating-System-Concepts-Abraham-Silberschatz/dp/1119800366/ref=sr_1_1?keywords=Operating-System-Concepts&qid=1669538704&s=books&sr=1-1

Cpu scheduling

Table of contents [ hide ] Basic concept The idea of multiprogramming: Keep several processes in memory. Every time one process has to wait, another process takes over the use of the CPU. CPU-I/O burst cycle: Process execution consists of a cycle of CPU execution and I/O wait(i.e., CPU burst and I/O burst). Generally, there is a large number of short CPU bursts and a small number of long CPU bursts An I/O-bound program would typically have many very short CPU bursts. A CPU-bound program might have a few long CPU bursts. CPU scheduler Select from the ready queue to execute(I.e allocates an APU for the selected process) CPU scheduling  decision may take place when a process: Switch from running to waiting state. Switch from running to ready state. Switch from waiting to ready. Terminates. Non-preemptive scheduling: Scheduling under 1 and 4(no choice in terms of scheduling). The process keeps the CPU until it is terminated or switched to the waiting state. Preemptive schedul...

Java memeory model

The java memory model has multiple areas to do different jobs, this model is in user space because it has no I/O control. There are these parts: Program counter register: For java multi-thread switching different threads, and same functionality as OS counters. (PC) Registers are created every time a new thread is created. The PC holds a pointer to the current statement being executed in its thread. If the currently executing method is 'native', then the value of the program counter register will be undefined. Stack: Private for each thread. It contains method-specific primitive values and references to objects referenced from methods in the heap. Whenever we call a new method, a new block is created on top of the stack which contains values specific to that method Native Method stacks: JVM that supports native methods will have native method stacks. It is used for native methods, and created per thread.  Heap: Heap data area is used to store objects of classes and arrays....